Creeping they’re she’d. Air fruit fourth moving saw sixth after dominion male him them fruitful.

Instagram
Follow us

© 2021. Designed by VLThemes.

Director Technology/Principal Engineer – Design Verification

3427 Views

Provide technical leadership for team working on state-of-the-art SOCs at cutting edge FinFET technology nodes for various high-profile startups as well as leading semiconductor companies.

This position is for a senior-level design verification leader who will:

  • Lead the design verification of a complex SoCs
  • Build and guide a team of design verification engineers
  • Work hands-on on critical tasks as and when needed
  • Own the SOC verification flows, methodologies and verification of SoCs

 

Experience:

  • Experience in all phases of the IC design process from specification to post-Si
  • Design verification of SoC -level and/or block-level/sub-system-level designs
  • Experience in high-speed, low-power, mixed-signal SoC’s is a plus
  • Experience in developing verification plan/verification methodology/flows from scratch
  • Hands-on expertise with UVM (or similar) methodology, and Verilog/SystemVerilog(SV)
  • Experience in low-power verification using UPF/CPF power intent flows is a plus
  • Experience in constraint-random verification and/or transaction-based verification
  • Experience in one or more of the high-speed peripherals like LPDDR-4&above, PCIE-Gen3&above, SATA, USB 3.0&above, Ethernet, DDR, NVMe, SDMM, MIPI etc.
  • Experience with on-chip protocols like AXI/AXI-Lite, AMBA/AHB/APB etc.
  • Experience with gate-level simulations – timing/no-timing, SDF annotation
  • Experience with one or more of – monitors, sequencers, drivers, scoreboards, checkers, coverage analysis/metrics, coverage closure, assertions, VIP components etc.
  • Strong scripting skills with C/C++/Perl/Python
  • Understanding of emulations platforms, S/W co-development, end-to-end verification
  • EDA Tools: Industry standard tools from Synopsys, Cadence, Mentor etc.

 

Qualifications:

  • BTech/MTech/PhD with 7-12 years’ experience in ASIC/SOC/IP design verification and 3-5 years as a technical lead/technical manager.
  • Proven track record with multiple successful ASIC/SOC design verification projects
  • Proven ability to independently deliver results in a very fast-moving startup environment, be able to work hands-on as and when needed
  • Be able to work under limited supervision and take complete accountability.
  • Excellent written and verbal communication skills

 

What’s in it for you:

  • Work on leading edge technologies
  • An opportunity for career development and growth
  • Competitive compensation & exceptional benefits

Job Information

Location: Ahmedabad, Hyderabad, Bangalore Employment type: Full Time Industry: Semiconductors Job Function: Engineering
error: